Nguyen, M.H. (2020) An efficient hardware logarithm generator with modified quasi-symmetrical approach for digital signal processing. International Journal of Electrical and Computer Engineering, 10 (5). pp. 4671-4678. ISSN 20888708
Full text not available from this repository. (Upload)Abstract
This paper presents a low-error, low-area FPGA-based hardware logarithm generator for digital signal processing systems which require high-speed, real time logarithm operations. The proposed logarithm generator employs the modified quasi-symmetrical approach for an efficient hardware implementation. The error analysis and implementation results are also presented and discussed. The achieved results show that the proposed approach can reduce the approximation error and hardware area compared with traditional methods. Copyright © 2020 Institute of Advanced Engineering and Science. All rights reserved.
Item Type: | Article |
---|---|
Divisions: | Faculties > Faculty of Control Engineering |
Identification Number: | 10.11591/ijece.v10i5.pp4671-4678 |
Additional Information: | Language of original document: English. All Open Access, Gold, Green. |
URI: | http://eprints.lqdtu.edu.vn/id/eprint/8929 |